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Abstract - In this paper, a four-level dc/dc buck converter is
introduced. The primary application for this converter is to
regulate the center capacitor voltage in a four-level inverter system.
The steady-sate and average-value models for the proposed
converter are developed and compared in simulation.
The
converter was constructed in the laboratory and verified on a fourlevel motor drive system. It was shown that the four-level dc/dc
converter provides capacitor voltage balancing and allows higher
output voltage utilization from the inverter.
Keywords: Multi-level converters, four-level converters, dc/dc
converters, average-value modeling.

I. INTRODUCTION
The general trend in power electronics devices has been to
switch power semiconductors at increasingly high frequencies in
order to minimize harmonics and reduce passive component
sizes. However, the increase in switching frequency increases
the switching losses, which become especially significant at high
power levels. Several methods for decreasing switching losses
have been proposed including constructing resonant inverters
and multi-level inverters [1].
Resonant inverters avoid switching losses by adding an LC
resonant circuit to the hard-switched inverter topology. The
inverter transistors can be switched when their voltage or current
is zero, thus mitigating switching losses. Examples of this type
of inverter include the resonant DC link [2], and the Auxiliary
Resonant Commutated Pole inverter (ARCP) [3,4]. One
disadvantage of resonant inverters is that the added resonant
circuitry will increase the complexity and cost of the inverter
control. Furthermore, high IGBT switching edge rates can
create switch level control problems.
Multi-level inverters offer another approach to reducing
switching losses. In particular, these converters offer a high
number of switching states so that the inverter output voltage can
be "stepped" in smaller increments [5-11]. This allows
mitigation of harmonics at low switching frequencies thereby
reducing switching losses. In addition, EMC concerns are
reduced through the lower common mode current facilitated by
lower dv/dt's produced by the smaller voltage steps. One
disadvantage of these techniques are that they require a high
number of switching devices. The primary disadvantage of a
multi-level inverter is that they must be supplied from isolated
DC voltage sources or a bank of series capacitors with balanced
voltages. In systems where isolated DC sources are not
practical, capacitor voltage balancing becomes the principal
limitation for multi-level inverters.

One of the most popular industrial multi-level inverters is the
diode clamped three-level inverter [5,7,8,10]. It has been well
established that the DC capacitor voltages can be readily
balanced through the use of straightforward selection of
redundant inverter switching states [10]. However, for inverters
with a higher number of levels, the voltage balancing through
redundant state selection limits the output voltage to 50% of the
maximum [12,13]. For this reason, some systems incorporate
auxiliary DC/DC converters for capacitor voltage balancing [1417]. Three-level boost dc/dc converters have been proposed for
systems that are powered from a low-voltage source such as a
battery, fuel cell, or Superconducting Magnetic Energy Storage
(SMES) [18-21]. A four-level dc/dc boost converter has been
recently introduced for supplying a four-level inverter [22]. In
this paper, a novel four-level dc/dc buck/boost converter is
presented.
For unidirectional power flow motor drive
applications, such as Naval ship propulsion, the buck operation
is of primary interest. Steady-state and average-value models are
developed for buck operation and compared in simulation. The
buck converter is constructed in the laboratory and validated on a
four-level motor drive system.
II. PROPOSED FOUR-LEVEL DC/DC CONVERTER
Figure 1 shows the proposed two-quadrant dc/dc converter
connected to a four-level motor drive. This converter is capable
of operation in buck or boost mode depending on whether vdc is
supplying or absorbing power respectively. It should be pointed
out that the series IGBT's in Fig.1 are included for voltage
sharing. Using this structure, each dc/dc converter IGBT will be
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Figure 1. Proposed 4-level two-quadrant dc/dc converter.
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required to block half of the dc link voltage. In many systems,
such as Naval propulsion systems, bi-directional power flow is
not necessary and the topology may be reduced to the onequadrant version shown in Fig. 2. It should be pointed out that
this specific topology was first introduced in [17]. The study
herein expands on this concept by providing mathematical
modeling and laboratory verification under load. As will be
described herein, this converter regulates the center capacitor
voltage vc 2 by performing a buck operation from the supplied
dc voltage vdc . This is significant since the four-level inverter
will tend to discharge the center capacitor from its ideal value of
1 v . It will also be shown that the buck converter does not
3 dc
regulate the upper and lower capacitor voltages vc1 and vc 3 .
These voltages will be balanced through redundant state
selection (RSS) from the inverter.
Figure 3 shows the two reasonable switching states for the
buck converter. State 0 is achieved by gating both transistor
switches on. As can be seen, this will increase the charge on the
center capacitor through the converter inductors. When the
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Figure 2. Proposed 4-level one-quadrant boost converter.
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III. STEADY-STATE MODELING
As with other types of DC/DC converters, it is instructive to
perform a steady-state analysis of the converter driving a
resistive load [18-20,23]. Figure 4 shows the topology for this
analysis. If continuous current operation is assumed, the
inductor current waveform will appear as shown in Fig. 5.
Therein, the current iLx represents the current in either inductor
( x may be 1 or 2). This is done since the current in both
inductors is identical if the inductors are matched and the load is
symmetrical. The current slopes are depicted in Fig. 5, which
represent the inductor voltage divided by L . The average
current I Lx as well as the maximum current I max x and
minimum current I min x are also defined. The analysis begins
by setting the average inductor voltage to zero resulting in

vc 2 = dvdc .

Switching
state 1

vdc
-

1
3

since that will result in vc 2 = 13 vdc and that will be utilized in the
studies to follow. However, a regulating control may be added
to determine d in order to maintain good capacitor balancing
under transient conditions or provide control in the
discontinuous current mode.
From the inductor current slope and the definition of the
average current I Lx , it may be shown that the maximum and
minimum current are

I min x = I Lx −
FourLevel
Inverter

(2)

From (2), it can be determined that it is optimal to set d =

I max x = I Lx +

+

(1)

where Tsw is the switching period and d is the duty cycle.

-

+
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+

transistors are gated off, the inductor current continues to flow in
the diodes resulting in state 1. In this switching state, the
inductor current is again charging the center capacitor.
Switching between the states is performed at a constant clock
rate with a duty cycle according to

(1 − d )Tswvc 2

(3)

4L

(1 − d )Tswvc 2
4L

.

(4)

The average current depends on the load and may be expressed
for inductors 1 and 2 as

I L1 =

Figure 3. Four-level dc/dc converter switching states.
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Figure 6. Four-level buck converter NLAM structure.
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Figure 4. Four-level converter with resistive load.
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It can be seen from (5-6) that the average currents in both
inductors will be equal if vc1 = vc3 and R1 = R3 . This 1-3
symmetry is typical of inverter loads and by assuming such
symmetry, and setting I min x = 0 , it can be shown that

L≥

d

iL2
0

Figure 5. Steady-state inductor current waveform.

0

0
d
1
Figure 7. Converter switching waveforms.

NLAM's is that some simulation packages can linearize these
models about an operating point and determine the state space
matrices. From this information, classical control theory can be
applied [24,25].
Figure 6 shows the general structure of the NLAM where the
converter switches have been replaced by dependant voltage and
current sources. Therein, the ^ symbol denotes the fast-average
which is the average-value of the quantity over one switching
cycle of the converter Tsw . The converter waveforms used for
determining the dependant source equations are shown in Fig. 7.
If the inductor current ripple is neglected, the average-value
equations are

IV. NON-LINEAR AVERAGE-VALUE MODELING
The general concept of Non-Linear Average-Value Models
(NLAM's) is that the high-frequency switching of the power
converter is represented on an average-value basis. These
models provide insight into the operation of switching converters
as well as suggest control strategies. Another advantage of
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vˆsw = dvˆdc

(9)

iˆs1 = diˆL1

(10)

iˆs 2 = diˆL 2 .

(11)

It is instructive to consider the insights into converter
operation that the NLAM model provides. From the steady-state
operation of the equivalent circuit, the relationship given in (2)
can be directly seen. Furthermore, it can be seen that the
voltages vc1 and vc 3 are not directly determined by the
converter, but instead depend on the load resistors.
V. DC/DC CONVERTER SIMULATION STUDIES
Detailed and NLAM based simulations were performed on
the buck converter circuits shown in Fig. 4. For the detailed
simulation, the switching period was set to Tsw = 465µs . The
dc input voltage was vdc = 660V . The converter inductance
L = 2.9mH
and the capacitor values were
was

C1 = C2 = C3 = 3100 µF . The upper and lower resistor values
were set to R1 = R3 = 20Ω and the center resistor was stepped
from R2 = 11.6Ω to R2 = 3.7Ω .
Figures 8 and 9 show the simulation results for the detailed
and NLAM models respectively. As can be seen, the center
capacitor voltage drops when the load is stepped, but then settles
back to its original value. The inductor current increases as the
power to the load increases. As can be seen, the NLAM predicts
the dynamic performance of the converter but neglects the highfrequency switching. As a result, the NLAM simulation ran 4
times faster than the detailed model.
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Figure 9. Average-value model performance prediction.

Figure 8. Converter detailed model performance prediction.
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VI. FOUR-LEVEL INVERTER

VII. FOUR-LEVEL SYSTEM LABORATORY STUDIES

Figure 10 illustrates a four-level diode clamped inverter [68,12,13]. The general theory of this inverter is that each phase
(a, b, or c) can be electrically connected to the junctions d 0 , d1 ,
d 2 , and d 3 by appropriate switching of the inverter transistors.
By pulse-width modulation, the inverter line-to-ground voltages
vag , vbg , and vcg can be directly controlled. The motor line-

The system shown in Fig. 2 was constructed in the laboratory.
The motor load was an 18kW induction motor loaded by a
synchronous generator. For the studies that follow, the dc
voltage was vdc = 660V and the modulation parameters were

to-neutral voltages can be calculated from the line-to-ground
voltages by [26].
 2 − 1 − 1 vag 
vas 
v  = 1 − 1 2 − 1 v 
  bg 
 bs  3 
− 1 − 1 2   vcg 
 vcs 
 

(12)

Modulation of the line-to-ground voltages may be accomplished
with time domain based voltage-source methods such as sinetriangle modulation [11,12] or duty-cycle modulation [22].
These methods rely on a three-phase set of duty-cycles, which
may be expressed as
da =

[

1
1 + mcos(θ c ) −
2

m
6

]

cos(3θ c )

(13)

[

(

)

m
6

cos(3θ c )

]

(14)

[

(

)

m
6

cos(3θ c )

]

(15)

db =

1
1 + mcos θ c − 23π −
2

dc =

1
1 + mcos θ c + 23π −
2

where θ c is the inverter electrical angle and m is the
modulation index which ranges from zero to 1.15 [22]. For
constant frequency operation, the electrical angle may be related
to the commanded frequency by

θ c = 2πf *t

f * = 100Hz and m = 1.04 . The buck converter inductance,
capacitance, and switching period were the same as with the
simulation studies.
Figure 11 shows the motor line-to-line voltage and the aphase current. As can be seen, the voltage waveform exhibits
the typical four-level inverter shape [8]. As stated before, the
buck converter regulated the center capacitor and the upper and
lower capacitors were balanced by redundant state selection
within the inverter [13]. In this study, the capacitor voltages
were vc1 = 225.3V , vc 2 = 225.0V , and vc 3 = 225.1V .
Figure 12 shows the buck converter semiconductor voltages
and inductor current as labeled in Fig. 2. As can be seen, the
semiconductor voltages have some oscillation when they are
gated off due to oscillation in the dc link voltage that existed in
this particular system. The low-frequency oscillation has a
noticeable effect on the inductor current. From the transistor and
diode voltage waveforms, it can be seen that the voltage shares
evenly when the devices are gated off.
Figure 13 demonstrates a transient study where the motor
drive system is operating at rated power and the dc/dc converter
is turned off.
Although capacitor voltage balancing is
incorporated in the inverter-switching algorithm, it is not
effective at this modulation index and the center capacitor
voltage discharges to zero.

1000
vab (V)

0

(16)

-1000

If the duty cycles of (12-14) are used in the modulation, then
the line-to-ground voltages will contain the same offset,
fundamental, and third harmonic terms [22]. From (11), it can
be seen that only the fundamental terms will appear on the motor
windings resulting in a three-phase sinusoidal set of voltages.
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Figure 11. Measured inverter output waveforms.
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Figure 13. Measured capacitor voltages in transient-state.
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VIII. CONCLUSION
This paper has presented an analysis of a four-level dc/dc
buck converter, which is designed to supply a four-level inverter.
Detailed and average-value models were developed.
A
computer simulation showed that the average-value model
accurately predicted the dynamics of the buck converter when
compared to the detailed model. The new converter was
constructed in the laboratory and tested on a four-level motor
drive. It was demonstrated that the buck converter was
necessary for regulating the capacitor voltages at a high
modulation index.
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